

Fig. 1






Fig. 3




Fig. 4




Fig. 5




Fig. 6








Fig. 9

IN-SWITCH PRIORITY MODE	PRIORITY MODE	OUTPUT SIDE IN-DEVICE CELL BUFFER	INPUT SIDE IN-DEVICE CELL BUFFER	REMARKS
XX00	HIGHEST PRIORITY	EF (H)	EF	WITH DELAY ASSURANCE
XX01	SECOND HIGH- EST PRIORITY	EF (L)		WITH BANDWIDTH ASSURANCE
0010	THIRD HIGH- EST PRIORITY	AF 1	AF 1	WITH DELAY ASSURANCE
0110	"	AF 2	AF 2	
1010	"	AF 3	AF 3	WITHOUT BANDWIDTH ASSURANCE
1110	"	AF 4	AF 4	
XX11	LEAST HIGH- EST PRIORITY	BE	BE	WITHOUT DELAY ASSURANCE WITHOUT BANDWIDTH ASSURANCE

Fig. 10

VALUE OF IN-QUEUE DISCARD LEVEL	DISCARD PRIORITY IN BANDWIDTH CONTROLLER
0000	LOW DISCARD PROBABILITY ↓ ↓ HIGH DISCARD PROBABILITY
0001	
0010	
0011	
1111	WITHOUT FAIL IN IN-DEVICE PACKET CONTROLLER

Fig. 11






Fig. 12




Fig. 13

	IN-QUEUE NUMBER		
	INPUT SIDE IN-DEVICE CELL BUFFER MODE	OUTPUT SIDE IN-DEVICE CELL BUFFER MODE	
XX00	112 ~127	96 or 112	SIMPLE PRIORITY QUEUE 1 (CORRESPOND TO DIFF SERV EF CLASS) EF(H)
XX01	96 ~111		SIMPLE PRIORITY QUEUE 1 (CORRESPOND TO DIFF SERV EF CLASS) EF(L)
0010	16~31	18	WRR QUEUE 1 (DIFF SERV AFI CLASS)
0110	32~47	32	WRR QUEUE 2 (DIFF SERV AFI CLASS)
1010	48~63	48	" 3 ( " )
1110	64~79	64	" 4 ( " )
XX11	00~15	0	BE QUEUE (BE CLASS)

Fig. 14




Fig. 15





Fig. 16



2025-03-03 14:00:00